Index

IEE Proceedings-G
Circuits, Devices and Systems
Vol. 140, 1993

ABBREVIATIONS

- p paper, address or lecture
- d discussion on a paper
- a abstract of paper or address
- e errata

Author index

A

Abdel-Motaleb, I.M., and Yu, D.C. see Yu, D.C.
Abdullah, F., and Khan, S.H. see Khan, S.H.
Aggoun, A., and Ibrahim, M.K. Digital filters implementation using DPCM video signal processing p453
Al-Saggaf, U.M., and Bettayeb, M. Minimum sensitivity IIR filter design using principal component approach (correspondence) p312
Ali Ahmad, M., and Sharif-Bakhtiar, M. see Sharif-Bakhtiar, M.
Amaratunga, G.A.J., and Huang, Q. see Huang, Q.
Amin, A.A.M. Design and analysis of a high-speed sense amplifier for single-transistor nonvolatile memory cells p117
Amin, A.A.M. Speed optimised array architecture for flash EEPROMs p177
Antoniou, A., Diniz, P.S.R., and Cousseau, J.E. see Diniz, P.S.R.
Antoniou, A., Sunder, S., and El-Guibaly, F. see Sunder, S.
Aoki, T., Yuminaka, Y., and Higuchi, T. Design of frequency-mode set-valued logic networks p191

B

Bai, D.-Y., Jeng, L.-G., and Chen, L.-G. see Jeng, L.-G.
Baker, K.R., Currie, A.J., and Nichols, K.G. Multiple objective optimisation in a behavioural synthesis system p253
Bettayeb, M., and Al-Saggaf, U.M. see Al-Saggaf, U.M.
Birca-Galateanu, Ş., Ivaşcu, A., and Kazimierczuk, M.K. see Ivaşcu, A.
Bogner, R.E., He, M.-Y., and Wen, C. see He, M.-Y.
Brennan, P.V. Residual current device with high immunity to nuisance tripping p140
Brini, J., Roux-dit-Buisson, O., and Ghibaudo, G. see Roux-dit-Buisson, O.
Brown-Goebeler, K.F., Kiely, P.A., Taylor, G.W., Docter, D.P., Evaldsson, P.A., Vang, T.A., and Tell, B. see Kiely, P.A.

C

Caliskan, V.A., Siri, K., and Lee, C.Q. see Siri, K.
Chen, J.-J., Liu, S.-I., Tsao, H.-W., and Tsay, J.-H. see Liu, S.-I.
Chen, L.-G., Jeng, L.-G., and Bai, D.-Y. see Jeng, L.-G.
Chen, M.-J., Huang, C.-Y., and Tseng, P.-N. Analytical design formulation for minority-carrier well-type guard rings in CMOS circuits p182
Cheung, P.Y.K., and Koskinen, T. see Koskinen, T.
Chiou, S.-H., Jou, S.-J., Tao, Y.-S., and Shen, W.-Z. see Jou, S.-J.
Civera, P., Masera, G., Piccinini, G., and Zamboni, M. Algorithms for operation scheduling in VLSI circuit design p339
Claeys, C., and Simoen, E. see Simoen, E.
Cordero, N., McCarthy, K., Lyden, C., and Kelly, W.M. Electron drift velocity model for simulation of InGaAs JFETs p261
Cousseau, J.E., Diniz, P.S.R., and Antoniou, A. see Diniz, P.S.R.
Currie, A.J., Baker, K.R., and Nichols, K.G. see Baker, K.R.

D

Daoud, N.S., and Raut, R. see Raut, R.
Di Cataldo, G., and Palumbo, G. Double and triple charge pump for power IC: ideal dynamical models to an optimised design p33
Dias, V.F., and Liberali, V. Cascade pseudomultibit noise shaping modulators p237
Ding, K., and Zhang, X. see Zhang, X.
Diniz, P.S.R., Cousseau, J.E., and Antoniou, A. Improved parallel realisation of IIR adaptive filters p322
Djurich, B.M. Chebyshev phase of IIR networks for pulse expanding p285
Docter, D.P., Kiely, P.A., Taylor, G.W., Evaldsson, P.A., Vang, T.A., Tell, B., and Brown-Goebeler, K.F. see Kiely, P.A.
Donoghue, B.J., and Goodall, R.M. see Goodall, R.M.
Durham, A.M., and Redman-White, W. Very high linearity tunable OTA in 5 V CMOS p207
Dwivedi, R., Vishnoi, A., Gopal, R., and Srivastava, S.K. see Vishnoi, A.

E

El-Guibaly, F., Sunder, S., and Antoniou, A. see Sunder, S.
Eriksson, S., and Tan, N. see Tan, N.
Evaldsson, P.A., Kiely, P.A., Taylor, G.W., Docter, D.P., Vang, T.A., Tell, B., and Brown-Goebeler, K.F. see Kiely, P.A.

F

Fabre, A. Insensitive voltage-mode and current-mode filters from commercially available transimpedance opamps p319
Frey, D.R. Log-domain filtering: an approach to current-mode filtering p406
Fusco, V.F., Hu, Z.R., Yang, Z.M., and Stewart, J.A.C. see Hu, Z.R.

G

Ghibaudo, G., Roux-dit-Buisson, O., and Brini, J. see Roux-dit-Buisson, O.
Goodall, R.M., and Donoghue, B.J. Very high sample rate digital filters using the δ operator p199
Gopal, R., Vishnoi, A., Dwivedi, R., and Srivastava, S.K. see Vishnoi, A.
Grimbleby, J.B. New approach to automatic symbolic analysis of electric circuits (correspondence) p230
Guo, D.-F., Liu, W.-C., Sun, C.-Y., and Liu, R.-C. see Liu, W.-C.

H

Haddad, G.I., Mohan, S., Mazumder, P., Mains, R.K., and Sun, J.P. see Mohan, S.
He, M.-Y., Wen, C., and Bogner, R.E. Electronically tunable filtering networks: theory, analysis and simulation p367
Hiasat, A. New designs for a sign detector and a residue to binary convertor p247
Higuchi, T., Aoki, T., and Yuminaka, Y. see Aoki, T.
Hiorns, R.E., and Sandler, M.B. Power digital to analogue conversion using pulse width modulation and digital signal processing p329
Hsu, W.-J., and Shen, W.-Z. Efficient output phase assignment algorithm for PLAs p360
Hu, Z.R., Yang, Z.M., Fusco, V.F., and Stewart, J.A.C. Unified small-signal-noise model for active microwave devices p55
Huang, C.-Y., Chen, M.-J., and Tseng, P.-N. see Chen, M.-J.
Huang, Q., and Amaratunga, G.A.J. Capacitor switched gate-turnoff thyristor p85

I

Ibrahim, M.K., and Aggoun, A. see Aggoun, A.
Ivaşcu, A., Kazimierczuk, M.K., and Birca-Galateanu, Ş. Class E resonant low *di/dt* rectifier p417

J

Jeng, L.-G., Bai, D.-Y., and Chen, L.-G. Graphical block-diagram based programming environment for a DSP silicon compiler p313
Jou, S.-J., Chiou, S.-H., Tao, Y.-S., and Shen, W.-Z. Event-driven incremental timing fault simulator p45

K

Kager, A., and Liou, J.J. see Liou, J.J.
Kaplan, B.Z., Rabinovici, R., and Yardeni, D. see Rabinovici, R.
Kaski, K.K., and Ojala, P.K. see Ojala, P.K.
Kazimierczuk, M.K., Ivaşcu, A., and Birca-Galateanu, Ş. see Ivaşcu, A.
Kelly, W.M., Cordero, N., McCarthy, K., and Lyden, C. see Cordero, N.
Khan, S.H., and Abdullah, F. Finite element modelling of multielectrode capacitive systems for flow imaging p216
Kiely, P.A., Taylor, G.W., Docter, D.P., Evaldsson, P.A., Vang, T.A., Tell, B., and Brown-Goebeler, K.F. Complementary transistor technology for use in optoelectronic integrated circuits p279
Kiely, P.A., and Taylor, G.W. see Taylor, G.W.
Kiritsis, K.H., and Paraskevopoulos, P.N. see Paraskevopoulos, P.N.
Koskinen, T., and Cheung, P.Y.K. Statistical and behavioural modelling of analogue integrated circuits p171
Kowalczuk, Z Discrete approximation of continuous-time systems: a survey p264
Kwan, H.K. Systolic realisation of delayed two-path linear phase FIR digital filters p75
Kwok, H.H.L., and Pennathur, S. see Pennathur, S.

L

Lawson, S., and Wicks, T. Improved design of digital filters satisfying a combined loss and delay specification p223
Lee, C.L., Wu, C.P., and Shen, W.Z. see Wu, C.P.
Lee, C.Q., Siri, K., and Caliskan, V.A. see Siri, K.
Liberali, V., and Dias, V.F. see Dias, V.F.
Lim, Y.C., and Yang, R.H. see Yang, R.H.
Lin, J.-N., and Unbehauen, R. Adaptive filtering incorporating a local mean estimation substructure p16
Liou, J.J., and Kager, A. Theoretical prediction of the performance of Si and SiC bipolar transistors operating at high temperatures p289
Liu, R.-C., Liu, W.-C., Sun, C.-Y., and Guo, D.-F. see Liu, W.-C.
Liu, S.-I., Chen, J.-J., Tsao, H.-W., and Tsay, J.-H. Design of biquad filters with a single current follower p165
Liu, S.-I., Wu, D.-S., Tsao, H.-W., Wu, J., and Tsay, J.-H. Nonlinear circuit applications with current conveyors p1
Liu, W.-C., Sun, C.-Y., Guo, D.-F., and Liu, R.-C. Perpendicular transport properties of a *p*-GaAs/δ-doped superlattice/n^+-GaAs structure p81
Lu, S.K.S. Odd-degree elliptic-function lower-sideband polylithic crystal filters p91
Lyden, C., Cordero, N., McCarthy, K., and Kelly, W.M. see Cordero, N.

M

Mains, R.K., Mohan, S., Mazumder, P., Haddad, G.I., and Sun, J.P. see Mohan, S.
Martinelli, G., and Perfetti, R. Neural network approach to spectral estimation of harmonic processes p95
Masera, G., Civera, P., Piccinini, G., and Zamboni, M. see Civera, P.
Massara, R.E., and Sagar, V.K. see Sagar, V.K.
Mazumder, P., Mohan, S., Haddad, G.I., Mains, R.K., and Sun, J.P. see Mohan, S.
McCarthy, K., Cordero, N., Lyden, C., and Kelly, W.M. see Cordero, N.
Meher, P.K., Satapathy, J.K., and Panda, G. Efficient systolic solution for a new prime factor discrete Hartley transform algorithm p135
Mohan, S., Mazumder, P., Haddad, G.I., Mains, R.K., and Sun, J.P. Logic design based on negative differential resistance characteristics of quantum electronic devices p383

N

Narraway, J.J. Probability, graphs and electrical networks p347
Nichols, K.G., Baker, K.R., and Currie, A.J. see Baker, K.R.

O

Ojala, P.K., and Kaski, K.K. Analytically extracted ZTC point for GaAs MESFET p424

P

Palumbo, G., and Di Cataldo, G. see Di Cataldo, G.
Panda, G., Meher, P.K., and Satapathy, J.K. see Meher, P.K.
Paraskevopoulos, P.N., and Kiritsis, K.H. Minimal realisation of recursive and nonrecursive three-dimensional systems p187
Pennathur, S., and Kwok, H.H.L. Equivalent circuit for a GaAs CCD p377
Perfetti, R. Asymptotic stability of equilibrium points in dynamical neural networks p401
Perfetti, R., and Martinelli, G. see Martinelli, G.
Piccinini, G., Civera, P., Masera, G., and Zamboni, M. see Civera, P.
Pivka, L., and Špány, V. see Špány, V.

R

Rabinovici, R., Kaplan, B.Z., and Yardeni, D. Fundamental topologies of three-phase LC resonators and their applications for oscillators p148
Raghuramireddy, D., and Unbehauen, R. Implementation of real coefficient two-dimensional denominator-separable digital filters based on decomposition techniques p23
Ramirez-Angulo, J. Digitally tunable MOS-current mirrors for high precision applications p145
Raut, R., and Daoud, N.S. Current-mode oscillator realisation using a voltage-to-current transducer in CMOS technology p462
Razavi, H.M. Self-purging redundancy with automatic threshold adjustment p233
Redman-White, W., and Durham, A.M. see Durham, A.M.
Roca, M., Sicard, E., and Rubio, A. I_{DDQ} testing of oscillating bridging faults in CMOS combinational circuits p39
Rodriguez-Tellez, J., and Stothard, B. Ambient temperature effects on DC behaviour of GaAs MESFET devices p305
Roux-dit-Buisson, O., Ghibaudo, G., and Brini, J. Sensitive differential method for the extraction of the mobility variation in uniformly degraded MOS transistors p123
Rubio, A., Roca, M., and Sicard, E. see Roca, M.

S

Sagar, V.K., and Massara, R.E. General-purpose parallel hardware approach to the routing problem of VLSI layout p294
Sandler, M.B., and Hiorns, R.E. see Hiorns, R.E.
Satapathy, J.K., Meher, P.K., and Panda, G. see Meher, P.K.
Sharif-Bakhtiar, M., and Ali Ahmad, M. Symbolic analysis of electronic circuits based on a tree enumeration technique p68
Shen, W.-Z., Jou, S.-J., Chiou, S.-H., and Tao, Y.-S. see Jou, S.-J.
Shen, W.-Z., and Hsu, W.-J. see Hsu, W.-J.
Shen, W.Z., Wu, C.P., and Lee, C.L. see Wu, C.P.
Shiau, M.-C., and Tang, H.-C. see Tang, H.-C.
Sicard, E., Roca, M., and Rubio, A. see Roca, M.
Simoen, E., and Claeys, C. Liquid-helium temperature hot-carrier degradation of Si *p*-channel MOSTs p431
Siri, K., Caliskan, V.A., and Lee, C.Q. Peak power tracking in parallel connected convertors p106
Špány, V., and Pivka, L. Two-segment bistability and basin structure in three-segment PWL circuits p61
Srivastava, S.K., Vishnoi, A., Gopal, R., and Dwivedi, R. see Vishnoi, A.
Stewart, J.A.C., Hu, Z.R., Yang, Z.M., and Fusco, V.F. see Hu, Z.R.
Stothard, B., and Rodriguez-Tellez, J. see Rodriguez-Tellez, J.
Sun, C.-Y., Liu, W.-C., Guo, D.-F., and Liu, R.-C. see Liu, W.-C.
Sun, J.P., Mohan, S., Mazumder, P., Haddad, G.I., and Mains, R.K. see Mohan, S.
Sunder, S., El-Guibaly, F., and Antoniou, A. Area-efficient diminished-1 multiplier for Fermat number-theoretic transform p211

T

Tan, N., and Eriksson, S. New multibit delta–sigma modulator structure with reduced sensitivity to the D/A conversion error p444
Tang, H.-C., and Shiau, M.-C. Power dissipation models and performance improvement techniques for CMOS inverters with RC line and tree interconnections p437
Tao, L., and Zhao, Y.C. Effective heuristic algorithms for VLSI circuit partition p127
Tao, Y.-S., Jou, S.-J., Chiou, S.-H., and Shen, W.-Z. see Jou, S.-J.
Taylor, G.W., Kiely, P.A., Docter, D.P., Evaldsson, P.A., Vang, T.A., Tell, B., and Brown-Goebeler, K.F. see Kiely, P.A.
Taylor, G.W., and Kiely, P.A. Theoretical and experimental results for the inversion channel heterostructure field effect transistor p392
Tell, B., Kiely, P.A., Taylor, G.W., Docter, D.P., Evaldsson, P.A., Vang, T.A., and Brown-Goebeler, K.F. see Kiely, P.A.
Tsao, H.-W., Liu, S.-I., Chen, J.-J., and Tsay, J.-H. see Liu, S.-I.
Tsao, H.-W., Liu, S.-I., Wu, D.-S., Wu, J., and Tsay, J.-H. see Liu, S.-I.
Tsay, J.-H., Liu, S.-I., Chen, J.-J., and Tsao, H.-W. see Liu, S.-I.
Tsay, J.-H., Liu, S.-I., Wu, D.-S., Tsao, H.-W., and Wu, J. see Liu, S.-I.
Tseng, P.-N., Chen, M.-J., and Huang, C.-Y. see Chen, M.-J.

U

Unbehauen, R., and Lin, J.-N. see Lin, J.-N.
Unbehauen, R., and Raghuramireddy, D. see Raghuramireddy, D.
Usenko, A.Y. Effect of irradiation and annealing conditions on power transistor performance p373

V

Vang, T.A., Kiely, P.A., Taylor, G.W., Docter, D.P., Evaldsson, P.A., Tell, B., and Brown-Goebeler, K.F. see Kiely, P.A.
Vishnoi, A., Gopal, R., Dwivedi, R., and Srivastava, S.K. Distributed parameter analysis of dark *I–V* characteristics of the solar cell: estimation of equivalent lumped series resistance and diode quality factor p155

W

Wen, C., He, M.-Y., and Bogner, R.E. see He, M.-Y.
Wicks, T., and Lawson, S. see Lawson, S.
Wu, C.P., Lee, C.L., and Shen, W.Z. SEESIM: a fast synchronous sequential circuit fault simulator with single-event equivalence p101
Wu, D.-S., Liu, S.-I., Tsao, H.-W., Wu, J., and Tsay, J.-H. see Liu, S.-I.
Wu, J., Liu, S.-I., Wu, D.-S., Tsao, H.-W., and Tsay, J.-H. see Liu, S.-I.

Y

Yang, R.H., and Lim, Y.C. Efficient computational procedure for the design of FIR digital filters using WLS technique p355
Yang, Z.M., Hu, Z.R., Fusco, V.F., and Stewart, J.A.C. see Hu, Z.R.
Yardeni, D., Rabinovici, R., and Kaplan, B.Z. see Rabinovici, R.
Yu, D.C., and Abdel-Motaleb, I.M. Analytical DC model for p-type QW-HEMTs for CAD applications p7
Yuminaka, Y., Aoki, T., and Higuchi, T. see Aoki, T.

Z

Zamboni, M., Civera, P., Masera, G., and Piccinini, G. see Civera, P.
Zhang, X., and Ding, K. Capacitance–time transient characteristics of pulsed MOS capacitor application in measurement of semiconductor parameters p449
Zhao, Y.C., and Tao, L. see Tao, L.

Subject index

AMPLIFIERS

Insensitive voltage-mode and current-mode filters from commercially available transimpedance opamps. A. Fabre p319
Very high linearity tunable OTA in 5 V CMOS. A.M. Durham and W. Redman-White p207

ARRAY PROCESSING

Speed optimised array architecture for flash EEPROMs. A.A.M. Amin p177

BIPOLAR TRANSISTORS

Theoretical prediction of the performance of Si and SiC bipolar transistors operating at high temperatures. J.J. Liou and A. Kager p289

CIRCUIT BREAKERS AND CIRCUIT BREAKING

Residual current device with high immunity to nuisance tripping. P.V. Brennan p140

CIRCUIT THEORY AND DESIGN

Ambient temperature effects on DC behaviour of GaAs MESFET devices. J. Rodriguez-Tellez and B. Stothard p305
Analytically extracted ZTC point for GaAs MESFET. P.K. Ojala and K.K. Kaski p424
Design and analysis of a high-speed sense amplifier for single-transistor non-volatile memory cells. A.A.M. Amin p117
Design of biquad filters with a single current follower. S.-I. Liu, J.-J. Chen, H.-W. Tsao and J.-H. Tsay p165
Double and triple charge pump for power IC: ideal dynamical models to an optimised design. G. Di Cataldo and G. Palumbo p33
Equivalent circuit for a GaAs CCD. S. Pennathur and H.H.L. Kwok p377
Fundamental topologies of three-phase LC resonators and their applications for oscillators. R. Rabinovici, B.Z. Kaplan and D. Yardeni p148
Graphical block-diagram based programming environment for a DSP silicon compiler. L.-G. Jeng, D.-Y. Bai and L.-G. Chen p313
I_{DDQ} testing of oscillating bridging faults in CMOS combinational circuits. M. Roca, E. Sicard and A. Rubio p39
Nonlinear circuit applications with current conveyors. S.-I. Liu, D.-S. Wu, H.-W. Tsao, J. Wu and J.-H. Tsay p1
Power dissipation models and performance improvement techniques for CMOS inverters with RC line and tree interconnections. H.-C. Tang and M.-C. Shiau p437
Statistical and behavioural modelling of analogue integrated circuits. T. Koskinen and P.Y.K. Cheung p171
Symbolic analysis of electronic circuits based on a tree enumeration technique. M. Sharif-Bakhtiar and M. Ali Ahmad p68

COMPUTER-AIDED DESIGN

General-purpose parallel hardware approach to the routing problem of VLSI layout. V.K. Sagar and R.E. Massara p294
Graphical block-diagram based programming environment for a DSP silicon compiler. L.-G. Jeng, D.-Y. Bai and L.-G. Chen p313

CONVERTORS

Class E resonant low *di/dt* rectifier. A. Ivaşcu, M.K. Kazimierczuk and Ş. Birca-Galateanu p417
New designs for a sign detector and a residue to binary convertor. A. Hiasat p247
Peak power tracking in parallel connected convertors. K. Siri, V.A. Caliskan and C.Q. Lee p106

DIGITAL CIRCUITS

Logic design based on negative differential resistance characteristics of quantum electronic devices. S. Mohan, P. Mazumder, G.I. Haddad, R.K. Mains and J.P. Sun p383
Two-segment bistability and basin structure in three-segment PWL circuits. V. Špány and L. Pivka p61

DIGITAL FILTERS

Implementation of real coefficient two-dimensional denominator-separable digital filters based on decomposition techniques. D. Raghuramireddy and R. Unbehauen p23
Improved design of digital filters satisfying a combined loss and delay specification. S. Lawson and T. Wicks p223
Systolic realisation of delayed two-path linear phase FIR digital filters. H.K. Kwan p75

FAULT LOCATION

Self-purging redundancy with automatic threshold adjustment. H.M. Razavi p233

FILTERS AND FILTERING

Chebyshev phase of IIR networks for pulse expanding. B.M. Djurich p285
Design of biquad filters with a single current follower. S.-I. Liu, J.-J. Chen, H.-W. Tsao and J.-H. Tsay p165
Discrete approximation of continuous-time systems: a survey. Z Kowalczuk p264
Efficient computational procedure for the design of FIR digital filters using WLS technique. R.H. Yang and Y.C. Lim p355
Electronically tunable filtering networks: theory, analysis and simulation. M.-Y. He, C. Wen and R.E. Bogner p367
Improved parallel realisation of IIR adaptive filters. P.S.R. Diniz, J.E. Cousseau and A. Antoniou p322
Insensitive voltage-mode and current-mode filters from commercially available transimpedance opamps. A. Fabre p319
Log-domain filtering: an approach to current-mode filtering. D.R. Frey p406
Odd-degree elliptic-function lower-sideband polylithic crystal filters. S.K.S. Lu p91
Very high sample rate digital filters using the δ operator. R.M. Goodall and B.J. Donoghue p199

GRAPH THEORY AND TOPOLOGY

Probability, graphs and electrical networks. J.J. Narraway p347

INTEGRATED CIRCUITS

Effective heuristic algorithms for VLSI circuit partition. L. Tao and Y.C. Zhao p127
Event-driven incremental timing fault simulator. S.-J. Jou, S.-H. Chiou, Y.-S. Tao and W.-Z. Shen p45
Power dissipation models and performance improvement techniques for CMOS inverters with RC line and tree interconnections. H.-C. Tang and M.-C. Shiau p437
Statistical and behavioural modelling of analogue integrated circuits. T. Koskinen and P.Y.K. Cheung p171

LOGIC

Design of frequency-mode set-valued logic networks. T. Aoki, Y. Yuminaka and T. Higuchi p191
Efficient output phase assignment algorithm for PLAs. W.-J. Hsu and W.-Z. Shen p360

MANUFACTURING

Digitally tunable MOS-current mirrors for high precision applications. J. Ramírez-Angulo p145

MATHEMATICAL TECHNIQUES

Algorithms for operation scheduling in VLSI circuit design. P. Civera, G. Masera, G. Piccinini and M. Zamboni p339
Distributed parameter analysis of dark *I–V* characteristics of the solar cell: estimation of equivalent lumped series resistance and diode quality factor. A. Vishnoi, R. Gopal, R. Dwivedi and S.K. Srivastava p155
Efficient output phase assignment algorithm for PLAs. W.-J. Hsu and W.-Z. Shen p360
General-purpose parallel hardware approach to the routing problem of VLSI layout. V.K. Sagar and R.E. Massara p294
Minimal realisation of recursive and nonrecursive three-dimensional systems. P.N. Paraskevopoulos and K.H. Kiritsis p187
Sensitive differential method for the extraction of the mobility variation in uniformly degraded MOS transistors. O. Roux-dit-Buisson, G. Ghibaudo and J. Brini p123

MICROWAVE ACTIVE COMPONENTS

Unified small-signal-noise model for active microwave devices. Z.R. Hu, Z.M. Yang, V.F. Fusco and J.A.C. Stewart p55

MODULATION

Cascade pseudomultibit noise shaping modulators. V.F. Dias and V. Liberali p237
New multibit delta–sigma modulator structure with reduced sensitivity to the D/A conversion error. N. Tan and S. Eriksson p444

NETWORKS

Asymptotic stability of equilibrium points in dynamical neural networks. R. Perfetti p401
Design of frequency-mode set-valued logic networks. T. Aoki, Y. Yuminaka and T. Higuchi p191
Neural network approach to spectral estimation of harmonic processes. G. Martinelli and R. Perfetti p95

NUMERICAL ANALYSIS

Discrete approximation of continuous-time systems: a survey. Z Kowalczuk p264

OPTIMISATION

Improved design of digital filters satisfying a combined loss and delay specification. S. Lawson and T. Wicks p223
Multiple objective optimisation in a behavioural synthesis system. K.R. Baker, A.J. Currie and K.G. Nichols p253

OPTOELECTRONICS

Complementary transistor technology for use in optoelectronic integrated circuits. P.A. Kiely, G.W. Taylor, D.P. Docter, P.A. Evaldsson, T.A. Vang, B. Tell and K.F. Brown-Goebeler p279

PHYSICAL PROPERTIES

Fundamental topologies of three-phase LC resonators and their applications for oscillators. R. Rabinovici, B.Z. Kaplan and D. Yardeni p148

POWER ELECTRONICS

Class E resonant low *di/dt* rectifier. A. Ivaşcu, M.K. Kazimierczuk and Ş. Birca-Galateanu p417

QUANTUM ELECTRONICS

Logic design based on negative differential resistance characteristics of quantum electronic devices. S. Mohan, P. Mazumder, G.I. Haddad, R.K. Mains and J.P. Sun p383

SEMICONDUCTOR DEVICES AND MATERIALS

Analytical design formulation for minority-carrier well-type guard rings in CMOS circuits. M.-J. Chen, C.-Y. Huang and P.-N. Tseng p182
Capacitance–time transient characteristics of pulsed MOS capacitor application in measurement of semiconductor parameters. X. Zhang and K. Ding p449

Complementary transistor technology for use in optoelectronic integrated circuits. P.A. Kiely, G.W. Taylor, D.P. Docter, P.A. Evaldsson, T.A. Vang, B. Tell and K.F. Brown-Goebeler p279
Electron drift velocity model for simulation of InGaAs JFETs. N. Cordero, K. McCarthy, C. Lyden and W.M. Kelly p261
Liquid-helium temperature hot-carrier degradation of Si *p*-channel MOSTs. E. Simoen and C. Claeys p431
Perpendicular transport properties of a *p*-GaAs/δ-doped superlattice/n^+-GaAs structure. W.-C. Liu, C.-Y. Sun, D.-F. Guo and R.-C. Liu p81

SIGNAL PROCESSING

Adaptive filtering incorporating a local mean estimation substructure. J.-N. Lin and R. Unbehauen p16
Area-efficient diminished-1 multiplier for Fermat number-theoretic transform. S. Sunder, F. El-Guibaly and A. Antoniou p211
Current-mode oscillator realisation using a voltage-to-current transducer in CMOS technology. R. Raut and N.S. Daoud p462
Digital filters implementation using DPCM video signal processing. A. Aggoun and M.K. Ibrahim p453
Efficient systolic solution for a new prime factor discrete Hartley transform algorithm. P.K. Meher, J.K. Satapathy and G. Panda p135

SIMULATION

Analytical DC model for p-type QW-HEMTs for CAD applications. D.C. Yu and I.M. Abdel-Motaleb p7
Electron drift velocity model for simulation of InGaAs JFETs. N. Cordero, K. McCarthy, C. Lyden and W.M. Kelly p261
Electronically tunable filtering networks: theory, analysis and simulation. M.-Y. He, C. Wen and R.E. Bogner p367
Event-driven incremental timing fault simulator. S.-J. Jou, S.-H. Chiou, Y.-S. Tao and W.-Z. Shen p45
Finite element modelling of multielectrode capacitive systems for flow imaging. S.H. Khan and F. Abdullah p216
Power dissipation models and performance improvement techniques for CMOS inverters with RC line and tree interconnections. H.-C. Tang and M.-C. Shiau p437
SEESIM: a fast synchronous sequential circuit fault simulator with single-event equivalence. C.P. Wu, C.L. Lee and W.Z. Shen p101
Unified small-signal-noise model for active microwave devices. Z.R. Hu, Z.M. Yang, V.F. Fusco and J.A.C. Stewart p55

SOLAR CELLS

Distributed parameter analysis of dark *I–V* characteristics of the solar cell: estimation of equivalent lumped series resistance and diode quality factor. A. Vishnoi, R. Gopal, R. Dwivedi and S.K. Srivastava p155

THYRISTORS

Capacitor switched gate-turnoff thyristor. Q. Huang and G.A.J. Amaratunga p85

TRANSFORMERS

Power digital to analogue conversion using pulse width modulation and digital signal processing. R.E. Hiorns and M.B. Sandler p329

TRANSISTORS

Analytical DC model for p-type QW-HEMTs for CAD applications. D.C. Yu and I.M. Abdel-Motaleb p7
Digitally tunable MOS-current mirrors for high precision applications. J. Ramirez-Angulo p145
Effect of irradiation and annealing conditions on power transistor performance. A.Y. Usenko p373
Sensitive differential method for the extraction of the mobility variation in uniformly degraded MOS transistors. O. Roux-dit-Buisson, G. Ghibaudo and J. Brini p123
Theoretical and experimental results for the inversion channel heterostructure field effect transistor. G.W. Taylor and P.A. Kiely p392

VERY LARGE SCALE INTEGRATION

Area-efficient diminished-1 multiplier for Fermat number-theoretic transform. S. Sunder, F. El-Guibaly and A. Antoniou p211
Design of frequency-mode set-valued logic networks. T. Aoki, Y. Yuminaka and T. Higuchi p191
I_{DDQ} testing of oscillating bridging faults in CMOS combinational circuits. M. Roca, E. Sicard and A. Rubio p39
Multiple objective optimisation in a behavioural synthesis system. K.R. Baker, A.J. Currie and K.G. Nichols p253